DeLiBA: An Open-Source Hardware/Software Framework for the Development of Linux Block I/O Accelerators

Babar Khan, Carsten Heinz, Andreas Koch

Embedded Systems and Applications Group, TU Darmstadt, Germany



32nd International Conference on Field Programmable Logic and Application (FPL) 2022 hosted by Queens University Belfast, United Kingdom 29th August - 2nd September 2022



TECHNISCHE UNIVERSITÄT DARMSTADT

What is Multi-Queue (MQ) Linux Block I/O Layer

- Part of Linux operating system.
- Responsible for handling block devices like **Hard Disks**, **SSDs**.
- Interface between <u>Applications</u> and <u>Storage</u>
- Multi-Queue (MQ) = For Multi-Core Systems





Bottleneck & Complexity in Block I/O Layer

- 18K 20K instructions in single 4KB request.
- Approx. <u>60%</u> and <u>90%</u> of total execution time in kernel on x86 and on ARM resp for <u>4KB</u> request.
- Around <u>64K</u> lines of codes *excluding* drivers.







2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 4/22

Motivation: Ceph

What is **<u>Ceph</u>**:

- Ceph is a software-defined distributed storage protocol.
- Ceph <u>Multi-Queue (MQ) Block Device Driver</u> is part of Linux operating system.

Our first use case: <u>Ceph I/O Accelerator</u>





Research Problem



Revisiting MQ Linux Block I/O layer gives **<u>2</u>** research problems:

• First: MQ Block I/O Layer still has a *performance bottleneck*.

<u>Second</u>: MQ Block I/O Layer codebase is <u>notoriously complex</u>.





DeLiBA Framework



DeLiBA addresses **<u>both</u>** research problems:

• Enables use of programming tools at *userspace* to tackle *complexity*

• Enables use of *FPGA accelerators* to tackle *performance bottleneck*





DeLiBA Architecture





2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 7/22





Userspace: Network Block Device (NBD)



2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 8/22







TECHNISCHE Hardware/Software Interface for FPGA UNIVERSITÄT DARMSTADT **Block Devices** : Userspace User-level Cache & Network → I/O Pool Client Schedule **NBD Server** 6 library read () write () task based 0 6 0 interface HW-SW **Block Layer Libraries** 6 4 kernel socket NBD socket NBD /dev/nbdx reply request DeLiBA relies on FPGA middleware Notwork stack Task-Parallel System Composer Network Block Device (NBD) (TaPaSCo) Stage 1: Client Application launch read/write request Network Interface Card Stage 2: Network Block Device (NIC) Stage 3: Block Layer Libraries Data Center Stage 4: Hardware/Software Interface (FPGA) FPGA

Alveo U280

......



TECHNISCHE **Overall Caveats i.e. Context Switches** UNIVERSITÄT DARMSTADT **Block Devices** Userspace User-level Cache & Network I/O Pool Client **NBD Server** Schedule library 0 read () write () task based 6 0 0 interface HW-SW **Block Layer Libraries** 6 4 kernel socket NBD socket NBD /dev/nbdx reply request Linux Network stack Network Block Device (NBD) Stage 1: Client Application launch read/write request **Data Center** Network Interface Card Stage 2: Network Block Device (NIC) FPGA Stage 3: Block Layer Libraries Alveo U280 Stage 4: Hardware/Software Interface (FPGA) Stage 5: Network Interface Card (NIC) Stage 6: Block I/O placement on remote server

2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 11/22



I/O Accelerator



Ceph I/O Accelerator is based on C++ Vitis High-Level Synthesis (HLS) for target clock frequency <u>300 MHz</u> (pre-synthesis):

• Interface Synthesis:

AXI memory mapped automated by TaPaSCo.

• Algorithmic Synthesis:

HLS based transformations i.e. Loop and Memory optimizations.



Hardware Results and Speedups



kernel	Software Execution Time	Hardware kernel Execution	Total Execution with Hardware
Straw Bucket (pure HLS code)	85 µs	0.675 µs	70 µs
Straw Bucket (using Vitis In x function IP)	85 µs	0.885 µs	70 µs
List Bucket	65 µs	0.280 µs	72 µs
Uniform Bucket	20 µs	2.240 µs	25 µs
Tree Bucket	45 µs	0.810 µs	45 µs

- Per kernel speedup: <u>120x</u>

- <u>Overall Speedup:</u> <u>1.2x</u> (huge potential for further acceleration)





Evaluation on Hardware

Following Hardware setup:

- AMD EPYC Rome 7302P 16-core CPU with <u>128GB</u> of memory, attached by <u>10 Gb/s</u> Ethernet to the Ceph server.
- Xilinx Alveo U280 FPGA card attached to the client host by <u>PCIe Gen3 x8</u> and uses a system clock of <u>200 MHz</u>









FCHNISCH

DARMSTAD



Evaluation Hardware – Throughput (128KB)



2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 15/22

Evaluation Hardware – IOPS (4KB)





2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 16/22

Conclusion



- Performance Gain (Speedups) Throughput:
 - 1.2x & 1.9x for Rand writes (128KB) & Seq Writes (4KB) resp.

- Performance Gain (Speedups) IOPS:
 - <u>**2.36x</u>** for 4KB Rand reads (4KB)</u>

• Through **DeLiBA** initial goal of easy **programmability** achieved



Future Work – DeLiBA SmartNIC





2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 18/22



Future Work – DeLiBA MQ Driver





• DeLiBA is available at our ESA github:

https://github.com/esa-tu-darmstadt/deliba

QR code for our DeLiBA repo

References

[1] A. M. Caulfield, A. De, J. Coburn, T. I. Mollow, R. K. Gupta, and S. Swanson, "Moneta: A high-performance storage array architecture for next-generation, non-volatile memories," in 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010

- [2] H.-J. Kim, Y.-S. Lee, and J.-S. Kim, "NVMeDirect: A user-space I/O framework for application-specific optimization on NVMe SSDs," in 8th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 16). Denver, CO: USENIX Association, Jun. 2016. [Online]. Available: https://www.usenix.org/conference/hotstorage16/ workshop-program/presentation/kim
- [3] A. Stratikopoulos, C. Kotselidis, J. Goodacre, and M. Luj[']an, "Fastpath: Towards wire-speed nvme ssds," in 2018 28th International Conference on Field Programmable Logic and Applications (FPL), 2018,

THANKS FOR YOUR ATTENTION!

..... looking forward to interesting discussions in the **FPGA Design** panel of FPL 2022

2022-08-30 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | FPL 2022 | 22/22