

DeLiBA: An Open-Source Hardware/Software Framework for the Development of Linux Block I/O Accelerators



Babar Khan, Carsten Heinz, Andreas Koch

Embedded Systems and Applications Group, TU Darmstadt, Germany




TECHNISCHE
UNIVERSITÄT
DARMSTADT



32nd International Conference on Field Programmable Logic and Application (FPL) 2022
hosted by Queens University Belfast, United Kingdom
29th August - 2nd September 2022


What is Multi-Queue (MQ) Linux Block I/O Layer

- Part of **Linux** operating system.
- Responsible for handling block devices like **Hard Disks, SSDs**.
- Interface between **Applications** and **Storage**
- **Multi-Queue (MQ)** = For **Multi-Core Systems**



Bottleneck & Complexity in Block I/O Layer


- 18K - 20K instructions in single 4KB request.
- Approx. 60% and 90% of total execution time in kernel on x86 and on ARM resp for 4KB request.
- Around 64K lines of codes *excluding* drivers.



Motivation: Ceph

What is Ceph:

- Ceph is a software-defined distributed storage protocol.
- Ceph **Multi-Queue (MQ) Block Device Driver** is part of **Linux** operating system.
- Our first use case: **Ceph I/O Accelerator**




Revisiting MQ Linux Block I/O layer gives **2** research problems:

- **First**: MQ Block I/O Layer still has a **performance bottleneck**.
- **Second**: MQ Block I/O Layer codebase is **notoriously complex**.


DeLiBA addresses **both** research problems:

- Enables use of programming tools *at **userspace*** to tackle *complexity*
- Enables use of **FPGA accelerators** to tackle *performance bottleneck*


DeLiBA Architecture




Userspace: Network Block Device (NBD)




Ceph Protocol Specific Libraries



Hardware/Software Interface for FPGA



Overall Caveats i.e. Context Switches



Ceph I/O Accelerator is based on C++ Vitis High-Level Synthesis (HLS) for target clock frequency **300 MHz** (pre-synthesis):

- **Interface Synthesis:**
AXI memory mapped automated by TaPaSCo.

- **Algorithmic Synthesis:**
HLS based transformations i.e. Loop and Memory optimizations.

Hardware Results and Speedups

kernel	Software Execution Time	Hardware kernel Execution	Total Execution with Hardware
Straw Bucket (pure HLS code)	85 μ s	0.675 μ s	70 μ s
Straw Bucket (using Vitis In x function IP)	85 μ s	0.885 μ s	70 μ s
List Bucket	65 μ s	0.280 μ s	72 μ s
Uniform Bucket	20 μ s	2.240 μ s	25 μ s
Tree Bucket	45 μ s	0.810 μ s	45 μ s

- **Per kernel speedup:** 120x
- **Overall Speedup:** 1.2x (huge potential for further acceleration)

Evaluation on Hardware


Following Hardware setup:

- AMD EPYC Rome 7302P
16-core CPU with **128GB** of memory,
attached by **10 Gb/s** Ethernet to the Ceph
server.
- Xilinx Alveo U280 FPGA card attached to the client
host by **PCIe Gen3 x8** and uses a system clock
of **200 MHz**




Xilinx Alveo U280 FPGA
Card at ESA Group

Evaluation Hardware – Throughput (128KB)




Evaluation Hardware – IOPS (4KB)




Conclusion

- **Performance Gain (Speedups) Throughput:**
 - 1.2x & 1.9x for Rand writes (128KB) & Seq Writes (4KB) resp.
- **Performance Gain (Speedups) IOPS:**
 - 2.36x for 4KB Rand reads (4KB)
- Through DeLiBA initial goal of easy programmability achieved

Future Work – DeLiBA SmartNIC




Future Work – DeLiBA MQ Driver



DeLiBA is open-source

- DeLiBA is available at our ESA github:
<https://github.com/esa-tu-darmstadt/deliba>



QR code for our DeLiBA repo

References

- [1] A. M. Caulfield, A. De, J. Coburn, T. I. Mollow, R. K. Gupta, and S. Swanson, “Moneta: A high-performance storage array architecture for next-generation, non-volatile memories,” in 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010
- [2] H.-J. Kim, Y.-S. Lee, and J.-S. Kim, “NVMeDirect: A user-space I/O framework for application-specific optimization on NVMe SSDs,” in 8th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 16). Denver, CO: USENIX Association, Jun. 2016. [Online]. Available: <https://www.usenix.org/conference/hotstorage16/workshop-program/presentation/kim>
- [3] A. Stratikopoulos, C. Kotselidis, J. Goodacre, and M. Luján, “Fastpath: Towards wire-speed nvme ssds,” in 2018 28th International Conference on Field Programmable Logic and Applications (FPL), 2018,

THANKS FOR YOUR ATTENTION!

..... looking forward to interesting discussions in
the **FPGA Design** panel of FPL 2022