RT-LIFE

Portable RISC-V Interface for Real-Time Lightweight Security Enforcement







Tight Resource Constraints limit IoT Security







Security Considerations Scenario



Real-Time embedded IoT device with potentially harmful MMIO periphery.







Security Arms Race (1/2) – Code Injection

Existing mitigations: Memory Management Unit, Memory Protection Unit, Data Execution Prevention, Read-Only Memory, Address Space Layout Randomization



Security Arms Race (2/2) – Code Reuse







Code Reuse - Return Oriented Programming (1/3)



- 1. Search code gadgets
- 2. Exploit memory error(s)
- 3. Manipulate return address (on stack) to concatenate gadgets



Code Reuse - Jump Oriented Programming (2/3)



 Manipulate *heap* memory to tamper indirect jumps and concatenate gadgets



- FSM Logic constraining the Control Flow Graph
- Pointer integrity

. . .

• Artificial intelligence



Code Reuse - Data Oriented Programming (3/3)



- Tamper data values to slightly manipulate Control Flow (CF) without violating the Control Flow Graph
- Repurpose rarely used memory for virtual registers



- Fine granular control flow integrity
- Data Flow Integrity
- Data Invariant Integrity

Many different attacks and countermeasures in industry and research!



Software / Hardware Partitioning



- 1. Software-only: Running additional Standard-ISA checking instructions
- 2. Enhanced Pipeline: Implementing Non-Standard-ISA checking instructions



Locations of hardware Integrity modules









Timing: Monitoring vs. In-Time Enforcement (1/2)



Monitoring:

One-way ticket, passively monitors violations Cannot prevent evil instructions in flight





Timing: Monitoring vs. In-Time Enforcement (2/2)



Prevention: Closed loop operation, can actively prevent violations from taking effect



Preventing the Worst-Case Attack





Timing is critical!





Prevention with RT-LIFE







Architecture: Interface signal specification







Design Space Exploration

Covering 6 RISC-V cores







Microarchitecture (1/6) Piccolo









Microarchitecture (2/6) Flute





Flute is similar to Piccolo, but separates more pipeline stages



Microarchitecture (3/6) Orca









Microarchitecture (4/6) PicoRV32









Microarchitecture (5/6)









Microarchitecture (6/6)

VexRiscv







Evaluation









Evaluation (1/4) Maximum Clock Frequency in MHz







Evaluation (2/4) Look Up Tables (LUTs)







Evaluation (3/4) Register Usage in Bit







Evaluation (4/4) BRAM Usage in Kilobyte







Conclusion

RT-LIFE: <u>Real-Time Lightweight Integrity Enforcement Interface</u>









fechnische INIVERSITÄ DARMSTAD1

Future Work



Attack Prevention for Out-of-order Cores

Reduced Capture Latency via Branch Prediction

Dynamic Attack Responses via Low-latency Interrupts

Runtime-Dynamic Security Enforcement Units



Open Source



RT-LIFE on GitHub



https://github.com/esa-tu-darmstadt/RT-LIFE

Made with TaPaSCo





https://github.com/esa-tu-darmstadt/tapasco



