

Compilation for Adaptive Computers

Experiences and Opportunities

Andreas Koch Tech. Univ. Braunschweig Integrated Circuit Design Unit (E.I.S.)





High Level Language to Hardware compilation Target architectures Compiler processing steps Hardware generation Reconfiguration strategies Conclusion



Experiences described based on work with

O Adaptive Compilers

- Garp CC (Tim Callahan @ UC Berkeley)
 - Targets Garp simulator
- Nimble (joint effort with Synopsys et al.)
 - Targets ACE-II and ACE-V

O Platforms

- Garp (John Hauser @ UC Berkeley)
 - Simulated, tightly couples MIPS-II core with RCU
- ACE-II (TSI-Telsys)
 - Discrete, loosely couples microSPARC-IIep with 2x XC4085XL
- ACE-V (joint effort with Synopsys et al.)
 - Discrete, loosely couples microSPARC-IIep with XCV1000

Outlook on COMRADE

- **O** Compiler under development at E.I.S.
- **O Planned targets ACE-V and Xilinx ML300 (V2pro)**
 - ... but always looking for more suitable architectures



High-level software programming languages

O Few to no extra user annotations required

U Here focus on imperative languages

- **O Large user base: C**
- **O Easier to implement: Fortran, subset of Java**
 - No pointers ...

Concentrate on implementing loops

- **O** Require bulk of execution-time
- **Hardware-infeasible constructs**
 - **O Often floating point, I/O, memory management**
 - **O** Choices: skip loop or handle infrequent exceptions
 - \bigcirc Here: exceptions handled by switch to SW



Target Architecture



Processor

- **O** Fixed Function
- Executes

O Irregular sequences

- System management
- **O Hardware-infeasible ops**
- **O** Small part of computation
 - Limited performance / power

Reconfigurable unit

O Variable function

Executes

- **O Regular sequences**
- **O** Bulk of computation
 - Memory access

RCU-CPU Coupling





Tight (short latency communication)

O Frequent SW/HW switches affordable

• More exceptions can be tolerated in HW blocks

O Shorter blocks can be executed on HW

Loose (long latency communication)

- **O Fewer SW/HW switches affordable**
- **O Blocks must be longer for efficient HW execution**
 - Amortize communication overhead over block run-time



Shared Memory



Zero-copy data transfer between RCU and CPU

Simplified memory management

O No "sram_malloc()" etc.

□ Homogeneous address space

O Pointers freely exchangeable between RCU and CPU

□ But: possibly cache coherency issues

Optionally: RCU-local memory

Anatomy of an ACS Compiler



Andreas Koch - TU Braunschweig (E.I.S.) - Dagstuhl 2003

VLSI



Traditional techniques include

- O Control-flow analysis (recognize loops)
- **O Alias analysis (disambiguate pointers)**
- **O Dynamic profiling (data set dependent)**
 - Path profiling (also finds block execution counts) *
 - Performance profiling (block execution times)

U High hardware relevance

- **O HW/SW-partitioning based on profiling data ***
- O Data dependency analysis in loops allows *
 - Parallelization
 - Scalarization
- **O Recognize potential use of HW memory streams**

Reconfiguration Emphasis

- **O Loop Entry Profiling ***
- **O Loop-Procedure Hierarchy Graph ***



Analysis for Partitioning



Relies on path profiling data

- O Block and path execution counts
- Find HWinfeasible constructs (C)
 - If infrequent, handle via SW exception
- Find HWinefficient constructs (E)
 - If infrequent, prune and handle in SW



Data-dependence analysis for later parallelization Dedicated hardware operators

O Spatially distributed computation





Data-dependence analysis for later scalarization

O Reduction of memory accesses

U Very efficiently realizable in hardware

O Multi-tap shift-registers, primed in software







static

to reconfigure

static

Column-based

reconfiguration

□ Kernel: A loop or loop nest

- O Smallest unit considered in partitioning
- **O Nimble limitation: Only inner loops**

Questions

- Which kernels to actually put in HW?
- O Which kernels to put in a configuration?
 - Partial reconfiguration inefficient
 - Applies to many current devices
- **O Nimble: Only 1 kernel per configuration**

D Naive approach: Put everything in HW

- Even for fast (10's of cycles) configuration
- X Slowdown of 10x vs. selective approach

Minimize inter-kernel reconfigurations



Approach in Nimble Compiler

- Li, Callahan, et al. (DAC2000)
- **O** Can be generalized beyond Nimble limitations

Requires two kinds of analysis

O Static (data-independent)

- Procedure call tree
- Loop nesting tree

O Dynamic (precision depends on quality of input data)

- Per-block execution time (from profiling)
- Iteration count for loops (")
- Loop execution entry sequence



Static Analysis

Loop Procedure Hierarchy Graph (LPHG)

- **O** Calling structure of functions
- **O Nesting structure of loops**





V L S I

Loop Entry Profiling

- Determines temporal order of loop entries
 - But not iterations!
- O Dynamic profiling, quality dependent on data set

Example: e1 f1 f2 f3 f1 f2 f3 f1 f2 f3 f4 b1





Problem:

Find program-wide best assignment of *n* kernels to RCU, minimizing reconfigurations

□ Heuristic for tackling this O(2ⁿ) problem

O Cluster all kernels in LPHG sharing predecessor

- Assumption: Clustered kernels compete for RCU, no interference between different clusters
- Predecessor: Outer loop or enclosing function
- Limit cluster size (e.g., to 5), split larger clusters

O For all possible combinations of *cluster* contents

- Compute # of required reconfigurations from LEP
- **O** Pick per-cluster optimum selection of HW kernels
 - At least one HW-candidate kernel from each cluster

O Each of these kernels will become an RCU configuration



Nimble Example





□ Nested loops are now valid

Merge multiple kernels into a single configuration

O Significantly reduces number of reconfigurations

Try to preload configurations



Traditional

- **O** Common sub-expression elimination
- **O** Constant folding and propagation
- **O Dead code elimination**

Hardware relevant

O Function inlining *

• Specialization of constants (especially loop bounds)

O Loop transformations to expose parallelism

- Unrolling (increases RCU area requirements)
- Software pipelining (small to no RCU area growth)

Hardware emphasis

- **O Bit-width reduction**
- O Unroll & squash *
- **O Embedding of external IP blocks**
 - Disguised as function calls



Function Inlining



□ Function calls are HW infeasible

O Prevent HW execution of kernel

□ Inlining inserts function code directly at call

O But calling block can become larger

Questions

- **O What to inline?**
- **O** How deep a function hierarchy to inline?



Experience from Garp CC

- Simple static rules allowing only inlining of leaf functions insufficient
- Better approach
 - **O** Should be profiling directed
 - Rely on dynamic call tree and execution time data
 - **O Only inline at execution time hot-spots**
 - **O** Hierarchical inlining for chain of simple functions
 - O Recognize "near-leaf" functions
 - Handle rare cases in software

- O Larger number of kernels (=hardware area)
 - One for each caller
- Opportunities for specialization by constant propagation

Inlining Example







Unroll & Squash in Nimble





Profile-based inlining

Combined loop transformations

- **O** Software pipelining and unrolling
- O Unroll&squash and unroll&jam
- Bit-width reduction for logical operators
- Exploit novel loop restructuring techniques
 - **O** Aimed specifically at hardware implementation
 - Example: Aggressive Tail Splitting

Automatic embedding of external IP blocks
 O Interface wrapper generation

Controller





Garp CC-created architecture

- **O N-hot controller (branching shift-register)**
- **O Allows pipelining**
- **O Fast and compact**

Limitations

- **O** Allows only single thread of execution
 - Memory stalls halt entire sequencer
- **O Assumes fixed (worst-case) schedule**
 - Longest computation path determines decision





- Supports fully dynamic schedules
 - O More data flow-like
- Short circuit evaluation
 - After condition is valid, wait only for the actually selected computation
- **Cancel mis-speculated computation in progress**
 - **O** Restart with next set of input values
- But: Much larger and more complex hardware
 - **O** Two nested loops, four conditionals: >50 flip-flops
- **To do: Trade-off simple vs. complex controller**
 - **O Possibly complex controller only for innermost loops**



Exploitable by automatic compilers

- O Plea to vendors: Just give us suitable devices
- \odot ... but there seems to be hope \odot
- □ Single-cycle reconfiguration not required
 - O Due to focus on longer running loops
- **u** ... and seems to be rather wasteful
 - 30%-50% expected area increase vs. 10's of cycles
 - John Hauser, architect of Garp

But configuration caches are effective

- **O** Mean cache miss rate over 13 real applications
 - Compiled by Garp CC
 - 1 plane: 35%, 4 planes: 4%, 8 planes: 1%
- Area efficient: 4 → 8 planes = +15% area (Hauser)
 - On Garp: hit=10's of cycles, miss=384 cycles

O Even better cache usage using improved management



Established (Nimble via LEP+LPHG)

- **O** One kernel per configuration
- **O** Fully exploit available hardware area for realization
 - Maximum parallelism and speculation

Only feasible for

- Reasonably fast configuration switches (100's of cycles)
- Or very few kernels actually selected for HW execution

Under development (COMRADE, extended LEP+LPHG)

- **O** Allow multiple kernels per configuration
- **O** Compensate for glacial configuration speeds
 - Suitable for current fine-grained devices (FPGAs)

O But trade-off becomes more complex

Number of reconfigurations
 vs. area per kernel (less parallelism and speculation)



□ Future: Support for dynamic partial reconfiguration

- **O Multiple kernels resident on device**
- **O Kernels can be individually loaded**
- **O Profiling data used as hints for kernel pre-loads**
- **O But mispredictions can be dynamically corrected**
 - All feasible kernels actually have HW realizations
 - Compare with Nimble/COMRADE: Miss → SW execution

• Novel degree of support in physical design tools

- Estimate time to configure a specific function
- Estimate length of configuration data
- Both dependent on
 - Complexity of function (hardware area)
 - "Wildcarding" (configuration compression for regular circuits)



Becomes problem with growing number of kernels

- **O Especially with fast reconfiguration**
- **O** More kernels can be configured onto hardware
- **O** ... but now more configuration data has to be stored
- Problem especially for embedded systems

□ Configuration size for XCV1000: 768KB

- 150-300x 32b operators+control+memory interface
- **O Even after LZO compression ~100KB per kernel**
- Garp CC can find 147 HW-feasible kernels in GCC

Alternatives

- **O Denser configurations**
 - Garp 32x 32b operators+control+mem.intf.: 6144 Bytes

O Usable partial reconfiguration

- **O "Wildcarding" to describe regular structures**
 - Replication of configuration data across a larger area





Overview of an ACS Compiler

- **O Hardware effects of traditional steps**
- **O ACS-specific steps**
- **O Large as-yet untapped performance potential**

Dynamic reconfiguration

- **O** Automatically exploitable by compiler
- **O But currently no practically useful devices**
- **O Problem of increasing configuration data size**

More suitable device architectures sorely needed